System Verilog “<=" assignment operator has problems

Hi,

Looks like System Verilog Syntax highlighting has some issues on “<=” assignment operator.

When I write-

a <=b ;

It is auto replaced by-

a ≤ b

These two are entirely different semantics in System Verilog.

Can you fix this? It hurts my code snippets on my blogs.